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Abstract—Similarity search is a critical primitive for a wide
variety of applications including natural language process-
ing, content-based search, machine learning, computer vision,
databases, robotics, and recommendation systems. At its core,
similarity search is implemented using the k-nearest neighbors
(kNN) algorithm, where computation consists of highly parallel
distance calculations and a global top-k sort. In contempo-
rary von-Neumann architectures, kNN is bottlenecked by data
movement which limits throughput and latency. In this paper,
we present and evaluate a novel automata-based algorithm for
kNN on the Micron Automata Processor (AP), which is a non-
von Neumann near-data processing architecture. By employing
near-data processing, the AP minimizes the data movement
bottleneck and is able to achieve better performance. Unlike
prior work in the automata processing space, our work combines
temporal encodings with automata design to augment the space
of applications for the AP. We evaluate our design’s performance
on the AP and compare to state-of-the-art CPU, GPU, and
FPGA implementations; we show that the current generation
of AP hardware can achieve over 50× speedup over CPUs
while maintaining competitive energy efficiency gains. We also
propose several automata optimization techniques and simple
architectural extensions that highlight the potential of the AP
hardware.
Keywords-k-nearest neighbors, similarity search, automata pro-
cessors, near-data processing
I. INTRODUCTION
The growth of media content combined with advances
in machine learning, vision, and robotics has catalyzed the
growth and demand for applications such as document re-
trieval [1], content-based search [2], and deduplication [3].
In 2010, Internet users had shared more than 260 billion
images on Facebook [4], and, by 2014, uploaded upwards
of 300 hours of YouTube per minute [5]. Furthermore, the
rate of multimedia content generation is projected to grow
exponentially [6].
To make these volumes of data searchable, applications rely
on similarity search which manifests as k-nearest neighbors
(kNN) [7], [8]. The kNN algorithm consists of many paralleliz-
able distance calculations and a single global top-k sort. While
computationally very simple, scaling kNN beyond a single
node is challenging as the algorithm is memory bound in both
CPUs and GPUs. Distance calculations are relatively cheap
and task parallel but moving feature vector data from memory
to the compute device is a huge bottleneck. Moreover, this
data is used only once per kNN query and discarded, and the
result of a kNN query is only a handful of identifiers. In order
to amortize data movement cost, queries are typically batch
processed which has intrinsic limitations when constrained to
meet tight latency targets.
Because of its significance, generality, parallelism, simplic-
ity, and small result set, kNN is an ideal candidate for near-
data processing. The key insight is that by exploiting higher
bandwidths and applying large data reductions near memory
we can substantially reduce data movement requirements over
interconnects such as PCIe. There have been many proposals
for near-data processing and processing-in-memory (PIM) in
the past [9]–[12]. In this paper, we evaluate kNN on the
Micron Automata Processor (AP), a recent PIM architecture
for high speed automata evaluation. Most prior work on the AP
has focused on the domain of pattern mining such as biological
motif search [13], frequent itemset mining [14], and graph
processing [15].
In contrast, our work is the first to explore and evaluate
similarity search on the AP which presents unique design chal-
lenges and opportunities. We propose a novel nondeterministic
finite automata design for kNN using temporal encodings
and show current generation hardware can achieve ∼50×
performance over multicore processors. We also evaluate AP
performance and energy efficiency against competing FPGA
and GPU solutions. We then propose mutually orthogonal
optimization techniques and architectural extensions which can
yield an additional ∼70× potential performance improvement
which can make the AP a competitive alternative to existing
heterogeneous computing substrates.
Our work makes the following contributions: (1) We present
a novel automata design which exploits temporal encodings
to solve the sorting phase of kNN in linear time with respect
to dimensionality (as opposed to linear time with respect to
dimensionality times cardinality). (2) We introduce automata
design optimizations that can reduce the resource footprint and
improve throughput on future generation APs. (3) We propose
and evaluate the potential of architectural extensions to aug-
ment the capabilities and efficiency of the AP architecture.
The paper is organized as follows. Section II provides
background on the AP and kNN. Section III presents our
novel kNN automata design and Section IV outlines evaluation
methodology. Section V presents performance and energy
efficiency results. Section VI presents automata optimization
techniques, Section VII proposes AP architectural extensions,
and Section VIII highlights related work.
II. BACKGROUND
A. k-nearest neighbors
Performing similarity search between a query and a dataset
of candidate vectors is done through k-nearest neighbors
(kNN), and consists of distance calculations and global top-k
sorting (Algorithm 1). Intuitively, the goal of kNN is to find the
closest neighbors for a query vector against a set of candidate
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2vectors in a database. A query and candidate vector are
considered more similar if the metric space distance between
them is smaller. For instance, two images in content-based
search [2] are considered more similar if the distance between
their feature descriptor vectors is smaller. Feature vectors are
generated by applying feature extractors like word embed-
dings [16], scale invariant feature transforms (SIFT) [17], or
semantic embeddings [18] to target media. The exact kNN
algorithm scans through the dataset for each query/candidate
pair resulting in a total complexity of O(qnd) where q is the
number of query vectors, n is the number of dataset vectors,
and d is the vector dimensionality. The algorithm presents two
opportunities to exploit parallelism: query level parallelism
where multiple queries are batch processed, and data level
parallelism where multiple dataset vectors are processed in
parallel for a single query.
Algorithm 1 kNN
for each query q ∈ Q do
Result set R← ∅
for each point p ∈ dataset D do
d← distance(p, q)
R = R ∪ (ID = p, dist = d)
end for
Sort R by dist
return Top k points ∈ R with smallest dist
end for
Approximate variants of kNN employ spatial indexing struc-
tures to trade accuracy for run time by using heuristics to
prune the search space. We consider three approximate kNN
algorithms: randomized kd-trees, hierarchical k-means, and
locality sensitive hashing [19], [20]. In randomized kd-trees,
the dataset is indexed across multiple parallel trees which
each partition the dataset based on dimensions with highest
variance. The index structure size scales exponentially with
depth so the height of the tree is often constrained. Each leaf
in the tree is associated with a bucket of candidate points;
when a traversal reaches a leaf, the associated bucket is linearly
scanned to compute the result. Similarly, hierarchical k-means
generates an index by hierarchically partitioning the dataset
into clusters. Unlike randomized kd-trees, traversing the k-
means index requires a distance calculation at each node to
determine the next traversal. Again, each leaf in the index
represents a bucket of candidate points which is scanned
linearly after the traversal. Finally, locality sensitive hashing
(LSH) uses a set of hash functions to hash similar query
vectors into the same bucket [20]; the bucket each vector
hashes to is again linearly scanned at search time.
Automata processors do not have hardened arithmetic units
so implementing Euclidean distance is inefficient. Instead, we
subset our design space by evaluating Hamming distances
which map well to the AP. Real-valued vectors can be con-
verted to Hamming space by applying techniques like iterative
quantization (ITQ) [21]. Some information in the features is
lost as quantization narrows the possible dynamic range of
feature values. In practice, Hamming codes have been shown
to be a viable alternative to Euclidean space encodings [8],
[22], [23]. For instance, work by Lin et al. [24] shows that
despite the loss of accuracy, well-crafted Hamming codes can
achieve competitive or even better results compared to those of
full precision representations. In this paper, we assume dataset
vectors are quantized offline using techniques like ITQ which
removes this process from the critical path of the kNN kernel.
B. Micron Automata Processor
Hardware architecture. The AP is a non-von Neumann
architecture which uses a nondeterministic finite automata
(NFA) driven execution model [25]; the system architecture
is shown in Fig. 1. A typical AP device is composed of four
ranks each containing eight automata processors. The eight
automata processors are further subdivided into two half cores
(AP cores). Each half core is composed of 96 AP blocks
and each block contains 256 state transition elements (STEs);
this results in a maximum of 24,576 STEs per half core or
1,572,864 STEs per device. In the context of an NFA, each
STE implements one state. Since NFAs cannot span AP cores,
the maximum size automata that can be implemented is limited
to 24,576 states.
A central reconfigurable routing matrix (not shown) is
responsible for connecting STEs to implement different NFAs.
Each AP block also contains four counters, 12 boolean el-
ements, and a maximum of 32 reporting STEs. Counters
have an increment-by-one and reset port. The increment-by-
one port increments the internal count when the connected
state is active while the reset port resets the internal count.
Counters are always programmed to user-specified threshold
values and activate downstream states if the internal count
exceeds this static threshold; counters cannot be incremented
by more than one and do not expose internal count values.
Finally, each AP block contains boolean elements which can
each be programmed to function as any standard two input
logic gate.
Programming model. To program the AP, applications must
be converted to equivalent NFAs expressed in terms of states,
counters, and boolean elements. Applications can either be
compiled to NFAs by supplying a Perl Compatible Regular
Expression (PCRE), or an XML-based Automata Network
Markup Language (ANML) file which contains an NFA spec-
ification. For applications that cannot be easily expressed as
PCREs, the programmer must specify an ANML file. The
primary strength of the AP architecture is its capacity for high
internal bandwidth and parallel computing; to fully harness
this compute and bandwidth, it is ideal to instantiate many
NFAs in parallel.
Each state in the NFA is associated with an 8-bit symbol or
set of 8-bit symbols defined by a PCRE. A state is activated
when the input symbol matches the symbol set associated
with it and any previous state connected to it is active on the
previous time step. The sequence of symbols is driven by a
symbol stream from the host processor; NFA state activations
themselves cannot be combined to form a new symbol stream
from inside the AP. Each NFA also has specially designated
start states and reporting states which are used to initiate
state activations and return results from the AP respectively.
Start states do not need an upstream state to be active when
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Fig. 1: System architecture of AP for kNN. (a) Software stack for an AP application. (b) Host processor system. (c) Internal
architecture of AP device. (d) Data vectors are encoded into NFAs and mapped to STEs.
matching the input symbol, and activate whenever the input
symbol matches its symbol set. Reporting states generate a
signal which returns a unique identification number associated
with it, and the offset (i.e. cycle accurate time stamp) within
the symbol stream at which the state was activated. This
information is then used by a host processor application to
resolve the result of the calculation.
System integration. An AP device interfaces to a host pro-
cessor over a PCIe x8 Gen 3 interface (much like a GPU or
FPGA). The host processor is responsible for configuring the
device, driving the symbol streams, and processing the signals
generated by the reporting states. Typically a host processing
application will use provided APIs to operate the AP.
C. Automata Design Constraints
Arithmetic operations are inefficient. The AP fabric does not
contain hardened arithmetic units. While STEs can be treated
as lookup tables, implementing arithmetic units with lookup
tables is inefficient and difficult to program. This makes it dif-
ficult for the AP to calculate Euclidean distances. On the other
hand, Hamming distance and Jaccard similarity on the AP is
well-documented and can be efficiently implemented [26].
No nested finite automata. The programming model for
the AP assumes that the symbol stream that drives NFAs
is provided exclusively by an external host processor. This
means, state activations or output values from an NFA cannot
be combined to dynamically form a symbol stream to drive
another nested NFA.
Symbol streams cannot be dynamically modified. The
external symbol streams that drive the NFAs in the AP
cannot be modified; thus symbol streams must be defined
statically before being streamed into the AP. This eliminates
any feedback interactions between the NFAs and symbol
stream, making constructs such as dynamically inserting a
reset symbol into the symbol stream impossible.
III. PROPOSED AUTOMATA DESIGN
We now present our automata design for Hamming distance
kNN which is subdivided into two components: Hamming
macros for distance calculations and sorting macros to sort
distance scores.
A. Hamming Macros
The highly parallelizable distance calculation tasks in kNN
are an excellent match for the AP. In von-Neumann architec-
tures, typically the dataset vectors are streamed from memory
and the number of calculations performed is limited by the rate
at which vectors can be streamed from memory; for n vectors
each with d dimensions this takes O(nd) time to complete
all the distance calculations per query. For the AP we instead
stream the queries to the dataset vectors encoded in NFAs on
the AP, and perform comparisons against all candidate vectors
in parallel much like a ternary content addressable memory.
This allows the AP to exploit the theoretical maximal degree
of data parallelism in the context of kNN and reduces the run
time to O(d) per query; the only limitation is the number of
spatial resources required to implement the large number of
parallel automata.
We instantiate one Hamming macro per vector NFA in the
dataset as shown in Fig. 2a; each Hamming macro computes
the “inverted Hamming distance” or the number of dimensions
minus the Hamming distance. Effectively, this measures the
similarity between the feature vector and the query. Each
Hamming macro encodes a unique feature vector from the
dataset and operates in parallel with all other Hamming
macros. Since Hamming macros can be replicated arbitrarily,
the factor of parallelism we can achieve is only limited by
the capacity of the AP. The Hamming macro is composed
of a guard state, compute states, and collector states. The
guard state is a designated start state which is responsible
Collector State
Input Symbol 
Stream
q0 q1 q2 qd-1...SOF ^EOF ^EOF ^EOF ^EOF... EOF
Query Vector Sorting Symbols
Start of Stream Symbol End of Stream Symbol
X0
*
X1
*
X2
*
X3
*
*
Start State
Xd-1
*...
SOF
Guard 
State
^EOF
Counter
Threshold = d
en
rst
Count = 0
out
EOF...
*
Reporting
State
End of File 
State
(a)
(c)
Sort State
Inverted Hamming 
Distance Counter
Hamming Macro Sorting Macro (b)
*
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4for detecting the start of file (SOF) symbol; this SOF symbol
demarcates the start of an input query vector and protects
the rest of the NFA from unintentional state activations. The
compute states are composed of a sequence of “*” PCRE
states1 and matching states; each matching state activates when
the input query vector value matches for the dimension in the
encoded dataset vector. To compute the inverted Hamming
distance, states which correspond to matches are first fed into
one or more collector states that effectively function as a large
OR reduction. The collector states then drive a counter which
we refer to as a inverted Hamming distance counter in the
sorting macro. This counter keeps track of how many matches
occurred. For larger dimensional vectors we implement the
collector states as a reduction tree of “*” states to limit the
maximum state fan in and improve routability.
B. Sorting Macros
The second phase of kNN consists of distilling the distance
scores across every element in the dataset to the top k
neighbors. Typically on von-Neumann architectures this is
done using priority queue insertions which takes O(n log n)
time per query, or alternative algorithms like k-selection. For
the AP, this must be conveyed using the activation signals from
reporting states which consist of the unique state ID that map
back to the feature vector, and the cycle offset into the symbol
stream on which the state activated. Furthermore, the sorting
latency must be comparable to that of the Hamming macros
otherwise it will dominate execution time.
We use a temporally encoded sort inspired by [27] and [28]
which yields an O(d) time sort. Our sorting approach is based
on the fact that vectors with lower Hamming distances have a
higher inverted Hamming distance score. To sort the vectors
in parallel, we uniformly increment the inverted Hamming
distance counters until they reach a static threshold equal
to d; we use the pulse mode on the counter so that when
the threshold is reached, a single cycle pulse activation is
emitted from the counter. Hamming macros which are most
similar to the query vector have a higher inverted Hamming
distance and activate their reporting states first. As a result,
the temporal order of the reporting state activations is sorted
by increasing Hamming distance. Note that the total number
of cycles required to perform this temporally encoded sort is
O(d) making the sort latency the same as the Hamming macro
latency.
To support temporal sort, a sorting macro shown in Fig. 2b
is appended to the Hamming macro. To provide time for the
sort to execute, we pad the symbol stream with filler symbols
(ˆEOF) for O(d) cycles (Fig. 2c). A sort state is responsible
for waiting until an end of file (EOF) symbol is detected
before triggering the EOF state which resets the counter. The
sort state also doubles as an unconditional increment signal
for the inverted Hamming distance counter to perform the
temporally encoded sort. A reporting state after the counter is
responsible for reporting at which offset the inverted Hamming
distance counter exceeded the threshold and the unique state
ID assigned to that reporting state. The unique state ID is used
1“*” states match any symbol.
to reverse lookup which dataset vector it corresponds to before
returning the result.
The concrete behavior of a single combined Hamming and
sorting macro is best illustrated with an example execution
shown in Fig. 3. In this example, we show the state activations
at each time step for an NFA which encodes the data vector
{1, 0, 1, 1} and a symbol stream which encodes the query
vector {1, 0, 0, 1}. The activations during time steps 2 to
6 drive the Hamming distance calculation while time steps
7 to 11 drive the temporally encoded sort by uniformly
incrementing the inverted Hamming distance counters towards
the threshold. The temporally encoded sort across vector NFAs
is illustrated in Fig. 4 which shows the NFA execution of
two different data vectors. In this example, vector A has an
inverted Hamming distance of 3 while vector B has an inverted
Hamming distance of 2. During the sorting phase, the counter
for vector A reaches the target threshold d first and triggers
the reporting state for vector A before vector B. The resulting
temporal order of the reporting state activations thus correctly
encodes that A has a lower Hamming distance than B since
A reported first.
C. Partial Reconfiguration
The STE resources required by our design scales with
both dataset size and vector dimensionality. This means the
capacity of the AP limits the total number of vectors that can
be processed per configuration. To scale to arbitrarily large
datasets, we exploit the reconfiguration capability of the AP
which allows the AP to be reconfigured much like an FPGA.
We assume these additional configurations are precompiled
into a set of board images. Once the queries are streamed
through the first dataset partition, a reconfiguration prepares
the AP with the next dataset partition until the entire dataset is
processed. This requires the host processor to also keep track
of intermediary results per query across board reconfigurations
as sort results are computed. Current generation APs (Gen 1)
require 45 ms [14] per reconfiguration but next generation
APs (Gen 2) are projected to be two orders of magnitude
faster (∼100×) [29] which is closer to that of production-
grade FPGAs [30].
D. Implementing Spatial Indexing Structures
So far our automata design has been constrained to imple-
menting linear kNN search. While some index traversals are
possible to express as automata, it is more efficient to factor
the index traversal out to the host processor in software. Since
the AP is a spatial architecture, every encoded vector NFA
needs to evaluate whether it is part of the pruned search space
by traversing an index NFA. In practice, only a few index
traversals per query will be relevant making a vast majority
of the traversals unnecessary. Instead, the host processor can
traverse the index and pick which set of vector NFAs to load
and query. This modification is synergistic with kNN since
the number of dataset vectors supported by each AP board
configuration provides a natural bucket size limit for each
indexing structure. Finally, by offloading index traversal to
the host processor, we can also support any arbitrary spatial
indexing structures.
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IV. EVALUATION METHODOLOGY
To evaluate the performance and energy efficiency gains of
the AP, we compare against the CPUs, GPUs, and FPGAs
shown in Table I. The Gen 1 AP board is not a production-
ready platform so in order to provide a fair evaluation of the
AP’s potential, we provide a Gen 2 performance evaluation
with better partial reconfiguration times. We also provide a
more aggressive evaluation using optimizations and extensions
proposed in later sections (AP Opt+Ext). AP Gen 2 more
accurately reflects the capabilities of a production ready plat-
form while AP Opt+Ext reflects an upper bounds with design
optimizations and architectural extensions.
TABLE I: Evaluated platforms.
Platform Type Cores Process (nm) Clock (MHz)
Xeon E5-2620 CPU 6 32 2000
Cortex A15 CPU 4 28 2300
Tegra Jetson K1 GPU 192 28 852
Titan X GPU 3072 28 1075
Kintex-7 FPGA N/A 28 185
Automata Processor AP 64 50 133
A. Workload Parameters
The run time of our NFA design scales with dimension-
ality so we use different feature vector lengths. Practical
vector dimensionality for feature descriptors like word embed-
dings [16], SIFT [17], and semantic embeddings [18] range
6TABLE II: kNN workload parameters.
Workload Dimensionality Neighbors
kNN-WordEmbed 64 2
kNN-SIFT 128 4
kNN-TagSpace 256 16
from 64 to 256; higher dimensional feature descriptors like
those produced by AlexNet [31] can be reduced using tech-
niques like principle component analysis [32]. Past literature
also shows the number of nearest neighbors k ranges anywhere
between 1 (exclusively nearest neighbor) and 20 [16], [17],
[33], [34]. The parameter sets we choose to evaluate are shown
in Table II for 4096 queries.
B. Micron Automata Processor
To estimate the performance of the AP, we simulate the
design using the AP SDK 1.7.26 since full AP driver stacks
at the time of writing were not available. We implemented our
designs in ANML, validated our design using the AP Work-
bench, and compiled each design to obtain resource utilization
and frequency estimates. We assume that the host processing
program can operate concurrently (non-blocking API calls)
with the AP much like how a CUDA program offloads to
GPUs. Since datasets in kNN applications are typically static,
we do not include compile times since compilation can be
done offline. To estimate power, we connected a power meter
to a single rank AP, and measured static and load power
consumption; dynamic power is computed as the average load
minus average static power and scaled to reflect a four rank
device. To estimate energy consumption for the AP we take
the simulated run time and multiply by the dynamic power.
We then apply linear scaling factors to normalize the 50 nm
AP lithography [35] to match the 28 nm lithographies of
competing baselines.
C. CPU, GPU, and FPGA
For CPU baselines, we use the Hamming distance imple-
mentation from the Fast Library for Approximate Nearest
Neighbors (FLANN) [19]. For GPU baselines, we modify an
off-the-shelf CUDA implementation [36] that uses a 32-bit
XOR and population count (POPCOUNT) operation instead
of a 32-bit Euclidean distance operation. Run time is recorded
as wall clock time and dynamic power is measured using a
power meter by taking the difference between the load and
idle power. Energy consumption is estimated by multiplying
dynamic power by run time. To benchmark indexing times for
spatial data structures, we use custom implementations and an
off-the-shelf ITQ LSH implementation [37]. For simplicity, we
use four hash tables for LSH and four parallel kd-trees; for
kd-trees and k-means each tree traversal checks one bucket of
vectors.
For FPGAs, we implement an AXI4-Stream compliant
fixed-function kNN accelerator in Verilog for a Xilinx Kintex-
7-325T. The accelerator architecture consists of a scratchpad,
XOR/POPCOUNT distance unit, and hardware priority queue.
It also processes multiple queries in parallel; data vectors are
streamed through the core, once per batch of queries. We use
Vivado 2014.4 to synthesize, place, and route the design, and
report the estimated post-placement and route power using
worst case activity factors. To estimate run time, we simulate
the design using the Vivado simulator, and estimate power
using the Vivado power analyzer.
V. RESULTS
A. Resource Utilization
We first evaluate resource utilization since the number of
vectors that can be processed per board configuration will
affect AP performance. We report the total rectangular block
area based on compilation reports generated by the apadmin
tool. For each of our parameter sets kNN-WordEmbed, kNN-
SIFT, and kNN-TagSpace, we observe resource utilizations
of 41.7%, 90.9%, and 78.6% of the total resource capacity
respectively 2. This equates up to 128 Kb of encoded data
per board configuration on current generation APs (1024×128
dimensions or 512×256 dimensions). Finally, we note that re-
source utilization does not depend on the number of neighbors
k since sorting does not require additional automata states.
B. Run Time Performance
We now compare AP run time performance against compet-
ing solutions. Run time performance comparisons are shown in
Table III and Table IV for a small dataset (512-1024 points)
and large dataset (220 ≈ 1 million points) respectively. The
small dataset illustrates the performance of the AP for kNN
problems that fit on one AP board configuration. For the
small dataset, the AP achieves an order of magnitude per-
formance improvement over competing CPU solutions. This
performance improvement can be attributed to a combination
of the parallel processing capacity of the AP, and temporally
encoded sort which dramatically lowers the run time of the
sorting step from O(n log n) to O(d). We observe poor GPU
performance likely due to poor blocking of the binarized data;
since vectors are now 32 times smaller (1 bit per dimension),
the finer grained memory accesses are less optimal for the
off-the-shelf baseline. In contrast, the large dataset reflects the
performance for kNN problems that exceed the capacity of a
single AP board. For the large dataset, AP Gen 1 performance
degrades due to dynamic reconfiguration overheads which
account for upwards of 98% of the execution time. To quantify
the impact of this bottleneck, we provide a second estimate
with AP Gen 2 reconfiguration latencies (∼100× better). Our
results show that the reconfiguration time improvement yields
19.4× performance improvement between Gen 1 and Gen 2,
and shifts the bottleneck back to the computation. Finally,
we also show the projected performance of the AP with the
automata optimizations and architectural extensions presented
in Section VI and VII (AP Opt+Ext).
We now evaluate and compare the efficacy of spatial index-
ing techniques relative to equivalent CPU baselines. We use
an analytical model to estimate run time by benchmarking
the index traversals on the CPU, and adding it to estimated
AP reconfiguration and simulated run time. In our model,
we batch searches to the same bucket where possible and
report the average run time over several iterations; each bucket
2For kNN-WordEmbed, we are limited by the theoretical peak PCIe
bandwidth and thus cannot exploit all the resources.
7TABLE III: kNN Performance and Energy Efficiency for Small
Datasets.
Run Time Performance (ms) - Lower is Better
kNN-Workload XeonE5-2620
Cortex
A15
Jetson
TK1
Kintex
7
AP
Gen 1
WordEmbed (n=1024) 23.33 103.63 125.80 1.89 1.97
SIFT (n=1024) 37.50 191.44 155.94 3.78 3.94
TagSpace (n=512) 33.97 185.34 160.15 4.33 7.88
Energy Efficiency (query / Joule) - Higher is Better
kNN-Workload XeonE5-2620
Cortex
A15
Jetson
TK1
Kintex
7
AP
Gen 1
WordEmbed (n=1024) 3344 4941 27133 579214 110445
SIFT (n=1024) 2081 2674 21889 289607 44603
TagSpace (n=512) 2297 2762 21314 253406 22301
size is set to the capacity of one AP board configuration
(512-1024 points). Decreasing bucket sizes further would
not yield run time improvements, underutilize the AP, and
unnecessarily lower search accuracy since less data is scanned.
Table V shows the relative performance of the AP for indexing
techniques compared to single threaded CPU baselines for
a large kNN-TagSpace workload. For indexing, we observe
poorer performance for AP Gen 1 because reconfiguration time
dominates run time. For for Gen 2, we observe good run time
improvements since run time is now dominated by the linear
bucket scan.
C. Energy Efficiency
The estimated energy efficiency of the AP for the small and
large datasets are shown in Table III and Table IV respectively.
Our results show that the Gen 1 AP can provide up to 43×
energy efficiency improvement over general purpose cores and
is largely in line with the run time improvements we observe.
When compared to production FPGA and GPU platforms, our
results show that the Gen 1 AP is again severely outperformed
due to high reconfiguration overheads. However, with Gen
2 reconfiguration times the AP achieves competitive energy
efficiency and is within one order of magnitude of competing
production platforms. With architectural extensions and design
optimizations on next generation devices, we expect the AP
could potentially surpass FPGA fabrics in energy efficiency.
VI. AUTOMATA OPTIMIZATION TECHNIQUES
We now introduce three mutually orthogonal automata de-
sign optimizations: vector packing, symbol stream multiplex-
ing, and statistical activation reduction.
A. Vector Packing
To more efficiently utilized the STE resources, we propose
vector packing. The key insight is that Hamming macros share
common portions which can be combined by overlaying them
over the same base NFA to reduce resource utilization. Fig. 5
shows how to pack Hamming macros encoding the vectors
{1, 1, 0, 1} (Fig. 5a) and {1, 0, 0, 0} (Fig. 5b) into a single NFA
(Fig. 5c). We refer to the boxed portion in Fig. 5c as a vector
ladder that is the base NFA used to overlay vectors on. For
each vector packed, we instantiate extra collector states, and
sorting macros and connect them to the appropriate states in
the vector ladder. In theory, with unlimited routing, all dataset
vectors can be packed into a single NFA but in practice we
are limited by the maximum state in-degree, and NFA size. So
instead, vectors would be packed until we reach one of these
limitations; we would then start a new NFA and repeat until
all vectors are processed.
We evaluate vector packing by running a microbenchmark
which places and routes eight vectors across 32, 64, and 128
dimensions, and compare their resource utilizations. Surpris-
ingly, we find that vector packing is ineffective in practice
at reducing the resource footprint when compared to the
theoretical gains projected by a simple analytical model. We
believe this is due to the increased routing pressure which
imposes reduced compilation feasibility. For high dimensional
designs, we find that the compiler has difficulty routing the
design leading to placed but only partially routed compilations.
The routing pressure is most likely due to the vector ladder
which introduces many states with high fan outs. However,
we expect that in future generation APs and with tool chain
maturity, that vector packing will eventually provide viable
improvements. To estimate the potential improvements, we
build a simple analytical model where each NFA state incurs
one STE resource cost. The maximum potential savings is then
computed as the resource cost of the original NFA over the
resource cost of the vector packed NFA.
B. Symbol Stream Multiplexing
Another inefficiency in our automata design is that each
state in the vector ladder only effectively uses one bit of
information in the symbol stream (the symbol is either 0 or
1). However, symbol streams are 8 bits wide so processing
a single query vector at a time is wasteful. To improve the
throughput of the design, the unused bits in the symbol stream
can encode additional parallel query vectors which can provide
up to an 7× throughput improvement by exploiting query level
parallelism. To support parallel queries, up to seven parallel
NFAs for each dataset vector can be instantiated where each
NFA PCRE is programmed to process a different bit slice of
the symbol stream. We cannot achieve an 8× improvement
because of special symbols like the SOF and EOF.
To discriminate among the bits in the symbol, the STEs
can be programmed to effectively perform a ternary match
similar to how ternary matches are encoded on TCAMs. This
can be achieved by exhaustively encoding all extended ASCII
characters which satisfy the ternary match. For instance,
an NFA which matches the first bit in the symbol as 1
would require a PCRE corresponding with the ternary match
0b*******1 (where * denotes a ternary match). Similarly,
the PCRE for a STE that matches 0 as the first bit would
be 0b*******0 A similar set of ternary matches can be
constructed to discriminate among other bit slices in the
stream. Finally, symbol stream multiplexing is orthogonal to
vector packing since it only requires duplicating existing NFA
structures and replacing STE symbols.
For the current generation AP, there is neither sufficient
resources, nor sufficient external bandwidth to implement
stream multiplexing. Replicating the base design 7× is in-
feasible since our design already uses 41-91% of the board
capacity. Similarly, replicating the number of reporting states
7× requires in excess of 200 Gbps of external PCIe bandwidth
to convey all the activations. However, with future technology
8TABLE IV: kNN Performance and Energy Efficiency for Large Datasets.
Run Time Performance (s) - Lower is Better
Workload Xeon E5-2620 Cortex A15 Jetson TK1 Titan X Kintex 7 AP Gen 1 AP Gen 2 AP (Opt+Ext)
WordEmbed 19.89 109.06 16.09 0.99 1.85 48.10 2.48 0.039
SIFT 33.18 199.5 16.73 1.02 3.69 50.11 4.50 0.062
TagSpace 60.12 382.82 16.41 1.03 7.38 108.31 17.07 0.23
Energy Efficiency (query / Joule) - Higher is Better
Workload Xeon E5-2620 Cortex A15 Jetson TK1 Titan X Kintex 7 AP Gen 1 AP Gen 2 AP (Opt+Ext)
WordEmbed 3.92 4.69 212.14 83.84 593.89 4.53 87.81 1737.92
SIFT 2.35 2.57 204.02 81.94 296.95 4.34 48.40 1091.86
TagSpace 1.30 1.34 208.00 81.05 148.47 1.62 10.20 236.30
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Fig. 5: Vector packing for two distinct Hamming macros. (a) Hamming macro encoding {1, 1, 0, 1}. (b) Hamming macro
encoding {1, 0, 0, 0}. (c) Combined NFA encoding both vectors.
TABLE V: Relative speeds up for spatial indexing techniques
on kNN-TagSpace.
Indexing ARM + AP Gen 1 ARM + AP Gen 2
Linear (No Index) 16× 91×
KD-Tree 0.89× 106×
K-Means 0.88× 120×
MPLSH 0.62× 3.5×
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Fig. 6: Symbol stream multiplexing: NFA STEs are replicated
and encoded to discriminate among different bit slices of the
symbol stream.
scaling, higher board capacities, better PCIe interconnects,
and statistical reduction (discussed next), stream multiplexing
should become viable.
C. Statistical Activation Reduction
As the sorting step completes, the AP reports state ac-
tivations to the host processing unit. We assume the AP
communicates state activations by using a bit mask and
reporting an offset; the offset indicates which cycle in the
symbol stream the activations correspond to. Since activations
are often sparse, the bit mask can be compressed to use a
sparse vector encoding (with 32-bit offsets). For a kNN design
that encodes n vectors on the AP, we expect 32 × n bits to
convey the activations plus 32×d bits to convey the activation
time step. A single query (which has a latency of 2d cycles),
requires the AP to convey 32× (n+ d) bits every 2d× 7.5ns
(133 MHz design). This amounts to 36.2, 18.1, and 9.0 Gbps
of sustained external bandwidth for kNN-WordEmbed, kNN-
SIFT, and kNN-TagSpace respectively which are significant
fractions of the PCIe Gen 3× 8 bandwidth (63 Gbps).
Ideally, we want to suppress state activations after the top
k results from the temporal sort have been communicated.
However, dynamically inserting an EOF symbol to reset the
automata is not possible (Section II-B), and building an NFA
to generate a global reset signal would couple all NFAs and
exceed the maximum NFA size. So instead, we propose a
combination of local reductions and statistical approximations
to suppress additional state activations while still providing
mostly correct results.
This can be done by first partitioning vector NFAs into
groups of p NFAs. For a dataset D this yields R = |D|/p
NFA partitions. For each partition, we use a counter to track
how many reporting state activations have occurred locally. If
the global number of desired neighbors is k, for each group
of Hamming macros we only report the top k′ results where
k′ < k and k′ × R > k. This is can be done by resetting all
of the inverted Hamming distance counters after k′ reporting
9Counter
Threshold = 4
en
rst
Count = 0
out
EOF
End of File 
State
Counter
Threshold = 4
en
rst
Count = 0
out Counter
Threshold = k 
en
rst
Count = 0
out
Counter
Threshold = 4
en
rst
Count = 0
out
Counter
Threshold = 4
en
rst
Count = 0
out
* * * *
*
Reporting State 0
*
Reporting State 1
*
Reporting State 2
*
Reporting State 3
Collector 
State 0
Collector 
State 1
Collector 
State 2
Collector 
State 3
0 00
1
0
11 1
*
Guard State
Start State
^EOF
Sort State
Local Neighbor 
Counter
Fig. 7: Automata for four vectors with reduction states and
counter. The Local Neighbor Counter resets all other counters
suppressing unnecessary activations.3
TABLE VI: Percentage of incorrect results out 100 randomized
runs for p = 16, n = 1024 (lower is better).
Workload k k′ = 1 k′ = 2 k′ = 3 k′ >= 4
WordEmbed 2 100% 1% 0% 0%
SIFT 4 100% 1% 0% 0%
TagSpace 16 100% 72% 5% 0%
states have activated within a set of macros shown in Fig. 7.
Each of the k′ local result sets can then be sorted globally
on the host processing unit. The key insight is that instead of
reporting all p state activations per set, we only need to report
k′ states which provides a bandwidth reduction by a factor of
p/k′ and still maintain mostly correct results. For appropriately
set values of k′, k, and p, the probability that the global result
set does not contain the global top k neighbors can be made
arbitrarily small. Even for failing cases, the result sets returned
by this approximation will be mostly correct.
We use a statistical model to determine how much data
reduction is achieved without compromising accuracy. For
each configuration, we randomly generate dataset and query
vectors, partition the dataset vectors, execute local kNN, and
perform global top-k sort to determine if exact kNN results
are computed. We repeat the process 100 times to determine
statistically how often an incorrect result is returned. Table VI
shows results for different values of k′ and k used in our
evaluation. Our results show that for reasonable parameters
we can achieve good bandwidth reductions and still achieve
acceptable result accuracy. Finally, we note this optimization is
synergistic with vector packing since vector packing provides
a natural grouping of vectors.
VII. ARCHITECTURE EXTENSION RECOMMENDATIONS
We now present microarchitectural extensions and briefly
evaluate their resource utilization and performance impact on
future AP hardware.
A. Counter Increment Extension
One limitation of the AP is the lack of arithmetic units
which limits arithmetic calculations to those that increment by
at most one (e.g., Hamming or Jaccard distance). In the context
of kNN, allowing the counters to take multiple increment
signals would enable processing of multiple vector dimensions
3Edges from sorting macro to counter enables not shown for clarity.
in parallel per time step by encoding up to 7 dimensions per
symbol. Applying this optimization would preclude stream
multiplexing for kNN since it uses the higher symbol bits
to encode dimensions of the same query instead of the same
dimension across queries. This optimization would reduce the
query latency by 7× but leave the sorting latency unchanged.
Quantitatively, since the Hamming macro and sorting macro
each take d cycles to execute, the counter increment extension
reduces the query latency to d + d/7 cycles which is a 43%
improvement or 1.75× better.
More generally, this also reduces the need for collector
states when performing reductions or counting multiple ac-
tivations in parallel. For example, this modification can also
enhance the throughput and latency of the apriori frequent item
set mining automata presented in [14] to increase the number
of dataset vectors processed in parallel for a given itemset.
Modifying the 8-bit counters to increment by up to 8 can
efficiently be done with a carry save adder but requires 2.8×
more two-input gates. However, since the AP fabric contains
roughly two orders of magnitude fewer counters than STEs
this modification should incur minimal overall area overhead.
B. Counter Dynamic Threshold Extension
A second counter extension is to allow dynamic counter
thresholds; currently counter thresholds are fixed at design
time which eliminates any way of implementing data depen-
dent dynamic comparisons and control structures. A simple
extension is to expose a reconfigurable counter threshold port
which can be driven by the internal count of another counter
enabling computations that require dynamically computed
information. Most notably this modification can be used to
build automata constructs that require arithmetic comparisons
between two dynamic values as shown in Fig. 8. This automata
can be used to build a more powerful “if (A > B) ... else ...”
construct which is more useful than the currently available
“if (A > threshold) ... else ...”. This extension requires no
extra hardware resources and only requires a few wires in the
routing fabric to accommodate newly exposed internal counts.
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Fig. 8: Comparison macro using dynamically thresholded
counters.
C. STE Decomposition Extension
Another key challenge of the AP fabric is fully utilizing
the symbol address space of the STEs. For instance, in the
context of kNN, only one bit of information is used by each
STE per symbol to determine the state output. This means our
kNN automata design underutilizes an 8-input STE or lookup
table (LUT) effectively as a 1-input LUT since the remaining
7 bits of the input are not used. In terms of resource usage
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this is wasteful; a simple extension is to allow decomposition
of STEs into multiple smaller STEs, or reducing the STE size
so that they can be composed when larger STEs are needed.
The key insight is that an 8-input LUT can easily be com-
posed from two smaller 7-input LUTs (Fig. 9), which can each
be further decomposed if necessary. We refer to the degree
to which an 8-input STE is decomposed as the decomposition
factor x; for instance, if we use an 8-input LUT as 4 × 6-input
LUTs, the decomposition factor is x = 4×. By performing this
decomposition, more NFA states can be packed into roughly
the same number of 8-input STE resources; this is because
states in the NFA that can be implemented using smaller
lookup tables or STEs can be packed together. To evaluate this
extension, we build an analytical model to estimate savings in
the context of kNN. In our model we assume each state in
the original automata has a resource cost of one 8-input STE.
We then estimate how many 8-input STEs would be required
if different degrees of STE decomposition are implemented.
For instance, if an 8-input STE can be decomposed into 2
× 7-input STEs, three states which each only need to see
6 bits of the symbol can be packed into two 8-input STEs
incurring a cost of two in our analytical model. Similarly,
these three states can be packed into a single 8-input STE if it
can be broken down into 4 × 6 input STEs incurring a cost of
one. Since the Hamming macro portion of the kNN automata
dominates the STE cost, our model shows STE decomposition
can potentially provide close to linear reductions in STE
resources (Table VII).
More generally, STE decomposition can improve resource
usage for generalized regular expressions. It is not unreason-
able to assume that the extended ASCII characters (ASCII
values 128-255) frequently remain unused in many PCREs.
Since the original ASCII character set consists of only 128
symbols, two 7-bit STEs can be encoded in a decomposed 8-
bit STE yielding 2× resource utilization improvement. Prac-
tically there is a limit to which STEs should be decomposed
(e.g., FPGAs use 6-LUTs) since decomposing STEs indefi-
nitely incurs increased circuit control overheads.
TABLE VII: STE decomposition resource savings.
Decomposition
Factor x = 1 x = 2 x = 4 x = 8 x = 16 x = 32
WordEmbed 1× 1.98× 3.86× 7.38× 13.56× 23.34×
SIFT 1× 1.99× 3.93× 7.67× 14.68× 27.00×
TagSpace 1× 1.99× 3.96× 7.83× 15.31× 29.26×
Theoretical 1× 2× 4× 8× 16× 32×
D. Summary
Resource savings on the AP translates directly to per-
formance improvements since more parallel NFAs can be
executed in parallel. By compounding the mutually orthogonal
architectural extensions with automata design optimizations,
we estimate that APs can achieve up to an additional 73×
potential performance improvement over Gen 2 results. The
additional compute density from technology scaling incurs
power overheads so we expect energy efficiency to only
improve by up to 23×. Table VIII summarizes the projected
improvements assuming natural technology scaling from 50nm
to 28nm, 4× decomposition factor, vector packing into groups
of 4, and 8-input counter increment extensions. Performance
improvement yields from vector packing and STE decom-
position are calculated using analytical models based on the
number of states saved in the original NFA (1 NFA state ≈ 1
STE resource). For STE decomposition, we assume a decom-
position factor of 4 which effectively breaks 8-input STEs into
6-input STEs; this is roughly equivalent to the 6-LUTs used in
FPGA fabrics. With these additional improvements, the AP has
the potential to be comparable to or even better than FPGAs
and GPUs for the kNN workloads presented in this paper.
TABLE VIII: Total compounded additional potential perfor-
mance gains from optimizations and architectural extensions.
Workload kNN-WordEmbed kNN-SIFT kNN-TagSpace
Technology Scaling 3.19× 3.19× 3.19×
Vector Packing 2.93× 3.28× 3.31×
STE Decomposition 3.86× 3.93× 3.96×
Counter Increment Ext. 1.75× 1.75× 1.75×
Total Improvement 63.14× 71.96× 73.17×
VIII. RELATED WORK
We are not the first to propose accelerating kNN using
alternative computing substrates or near-data processing tech-
niques. As far back as the late 1980s, Kanerva et al. [38] pro-
posed Sparse Distributed Memory (SDM) for nearest neighbor
search. This was followed by Roberts et al. [39] who pro-
posed proximity content-addressable memory (PCAM) which
employed the ideas behind SDM. Lipman et al. [40] then
proposed Smart Access Memory which integrated distance
calculation units with a systolic array sort for kNN. Finally,
Tandon et al. [41] proposed an all-pairs similarity search
accelerator extension for the L2-cache to accelerate NLP
applications.
More recently, work has shown it is possible to implement
approximate variants of kNN using TCAMs. Most notably,
Shinde et al. [42] propose ternary locality sensitive hashing
(TLSH) and Bremler-Barr et al. [43] propose using binary-
reflected Gray code to implement approximate nearest neigh-
bors. Unfortunately the accessibility of TCAMs has tradition-
ally been limited to niche hardware applications (e.g., routers)
making them difficult to program, access, and evaluate.
To our knowledge, we are the first to take advantage of
temporal encodings in NFAs to accelerate automata calcula-
tions for kNN on the AP. Past work in the AP application
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space has focused mainly on pattern mining applications like
biological motif search [13], frequent itemset mining [14], and
graph pattern mining [15]. There have also been efforts at
porting decision tree applications like random forests [44] to
the AP. The most relevant work to ours in this space is by Ly
et al. [45] who propose automata-based feature extraction and
image retrieval encodings. However, their proposed automata
only supports exact categorical matches for image retrieval
while our work implements kNN which is significantly more
general. Thus, our work augments the AP application space by
introducing a novel similarity search automata design which
we have shown is both fast and energy efficient.
Finally, application-driven PIM accelerators are not a new
idea but have enjoyed renewed interest with the advent of new
technologies like die-stacked memory; recent proposals have
also ranged from fully programmable solutions, to domain
specific accelerator fabrics, to fixed-function accelerators. Ex-
amples of fully programmable solutions can be found in work
by Zhang et al. [46] and Hsieh et al. [47] which both propose
integrating GPUs with 3D memory to alleviate bandwidth
bottlenecks. Farmahini-Farahani et al. [48] also propose a PIM
architecture which integrates a coarse-grained reconfigurable
array on top of commodity DRAMs; tasks were then offloaded
to the array via a general purpose processor. Instances of
more domain specific PIM proposals include work by Ahn
et al. [49] who propose a PIM architecture for parallel graph
processing, and Xie et al. [50] who propose PIM to accelerate
3D graphics rendering on top of Hybrid Memory Cube. Our
work is another instantiation of the general trends towards
exploiting the benefits of application-driven PIM offload using
the AP.
IX. CONCLUSION
We presented a novel automata design and several opti-
mization techniques for similarity search which exploits a
temporally encoded sort for automata processors. Our results
show that our automata design can achieve significant per-
formance gains at comparable energy efficiency as competing
CPU solutions. We also proposed architectural modifications
and NFA design optimizations that expose the latent potential
of the AP for similarity search. We expect that with better
technology scaling, and improved reconfiguration latency that
the AP will be able to support significantly larger workloads.
We also expect that as the platform matures the architecture,
resource capacity, and energy efficiency will improve dramat-
ically making the AP a promising platform for many other
automata-based applications.
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